

JUL 11 2007

Application No.: 09/910,170  
Art Unit: 2161

Docket No.: MWS-041RCE

**AMENDMENTS TO THE CLAIMS**

1-9. (Canceled)

10. (Currently Amended) A computer implemented method comprising:  
specifying a model, the model including sections, a first subset of the sections designated post-processing unit sections and a second subset of the sections designated as core processing unit sections; and

generating software source code for the model with a code generator using the second subset; and

transmitting the generated software source code for execution on a target.

11. (Original) The method of claim 10 wherein the post-processing unit sections are logical units of the model that have no data outputs that feed core processing unit sections.

12. (Original) The method of claim 10 further comprising:  
linking the code to the first subset of sections through an inter-process communication link; and

executing the code on a target processor.

13. (Original) The method of claim 10 wherein specifying the model comprises receiving a user input through a graphical user interface (GUI).

14. (Original) The method of claim 10 wherein generating comprises applying a set of software instructions resident in the code generator to the second subset.

15. (Original) the method of claim 12 further comprising:  
receiving output from the code via the inter-process communications link; and  
processing the output in the first subset.

Application No.: 09/910,170  
Art Unit: 2161

Docket No.: MWS-041RCE

16. (Currently Amended) A system comprising:  
a graphical user interface (GUI) adapted to receive user inputs to specify components of a model in one of a first subset of sections designated as post-processing elements of a model and a second subset of sections designated as core elements of the model, and  
an automatic code generator to generate code capable of real-time execution based on the second subset of sections; and  
an interface to transmit code generated using the automatic code generator that is transmitted for execution on a target.
17. (Canceled)
18. (Previously Presented) The system of claim 16 wherein the second subset includes elements representing essential computational components of the model.
19. (Original) The system of claim 16 further comprising a link to provide inter-process communication between the code and the first subset of sections of the model.
20. (Original) The system of claim 19 wherein the first subset is non-real time post-processing sections.
21. (Original) The system of claim 16 wherein the automatic code generator comprises a set of pre-defined instructions resident in the automatic code generator to generate code corresponding to the second subset.
22. (Previously presented) The system of claim 21 wherein the code is high level programming language.
23. (Original) The system of claim 16 further comprising a compiler for compiling the code for a target processor.

Application No.: 09/910,170  
Art Unit: 2161

Docket No.: MWS-041RCE

24. (Currently Amended) A method comprising:

receiving user input through a graphical user interface (GUI) specifying a block diagram model, the block diagram model including sections, a first subset of sections designated post-processing unit sections and a second subset of the sections designated as core processing unit sections;

generating software source code for the block diagram model with a code generator using the second subset;

connecting the software source code to the first subset via an inter-process communication link; and

compiling the software source code into executable code; and

transmitting the executable code for execution on a target.

25. (Original) The method of claim 24 further comprising executing the executable code on a target processor.

26. (Currently Amended) A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to:

specify a model, the model including sections, a first subset of the sections designated post-processing unit sections and a second subset of the sections designated as core processing unit sections; and

generate software source code for the model with a code generator using the second subset; and

transmit the generated software source code for execution on a target.

27. (Original) The computer program product of claim 26 wherein the computer readable medium is a random access memory (RAM).

28. (Original) The computer program product of claim 26 wherein the computer readable medium is read only memory (ROM).

Application No.: 09/910,170  
Art Unit: 2161

Docket No.: MWS-041RCE

29. (Original) The computer program product of claim 26 wherein the computer readable medium is hard disk drive.
30. (Currently Amended) A processor and a memory configured to:  
specify a block diagram model, the block diagram model including data having internal pre-defined data storage classes and external custom data storage classes; ~~and~~  
generate software source code for the block diagram model with a code generator using the internal predefined data storage classes and the external custom data storage classes; and  
transmit the generated software source code to a target for execution.
31. (Original) The processor and memory of claim 30 wherein the processor and the memory are incorporated into a personal computer.
32. (Original) The processor and memory of claim 30 wherein the processor and the memory are incorporated into a network server residing in the Internet.
33. (Original) The processor and memory of claim 30 wherein the processor and the memory are incorporated into a single board computer.
34. (Currently Amended) A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by the processor, cause the processor to:  
receive user input through a graphical user interface (GUI) specifying a block diagram model, the block diagram model including sections, a first subset of the sections designated post-processing unit sections and a second subset of the sections designated as core processing unit sections;  
generate software source code for the block diagram model with a code generator using the second subset;  
connect the software source code to the first subset via an inter-process communication link; ~~and~~  
compile the software source code into executable code; and  
transmit the executable code for execution on a target.

Application No.: 09/910,170  
Art Unit: 2161

Docket No.: MWS-041RCE

35. (Currently Amended) A processor and a memory configured to:  
receive user input through a graphical user interface (GUI) specifying a block diagram model, the block diagram model including sections, a first subset of the sections designated post-processing unit sections and a second subset of the sections designated as core processing unit sections;

generate software source code for the block diagram model with a code generator using the second subset;

connect the software source code to the first subset via an inter-process communication link; and

compile the software source code into executable code; and  
transmit the executable code to a target for execution.

36-38. (Canceled)

39. (Previously presented) The method of claim 10 wherein the post-processing unit sections are logical units of the model that have non-synchronized data outputs that feed core processing unit sections.

40. (Previously Presented) The system of claim 18 wherein the second subset is executed in real-time on a target computer.

41. (Previously presented) The system of claim 20 wherein the post-processing sections provide non-synchronized output to the second subset.

42. (Canceled)

43. (New) A computer implemented method comprising:  
identifying portions of a model as being critical to a real-time execution of the model;  
identifying other portions of the model as being non-critical to the real-time execution of the model;  
generating code for real-time execution based on the critical portions of the model; and

Application No.: 09/910,170  
Art Unit: 2161

Docket No.: MWS-041RCE

transmitting the generated code for execution on a target.

44. (New) The method of claim 43 wherein non-critical portions are post-processing units.
45. (New) The method of claim 44 wherein the post-processing units are logical units of the model that have no synchronized data outputs feeding non-post-processing sections of the model.
46. (New) The method of claim 43 wherein the generating further comprises:  
establishing an inter-process communication link between the generated code and the non-critical portions of the model.
47. (New) The method of claim 46 further comprising:  
receiving output from the generated code via the inter-process communications link.
48. (New) The method of claim 47 further comprising executing the code on a target processor associated with the target.
49. (New) The method of claim 47 further comprising:  
processing the output in the non-critical portions of the model.
50. (New) A computer program product residing on a computer readable medium having instructions stored thereon which, when executed by a processor, cause the processor to:  
identify portions of a model as being critical to a real-time execution of the model;  
identifying other portions of the model as being non-critical to a real-time execution of the model;  
generate code that is capable of real-time execution based on the critical portions of the model; and  
transmit the generated code for execution on a target.

Application No.: 09/910,170  
Art Unit: 2161

Docket No.: MWS-041RCE

51. (New) A processor and memory configured to:  
identify portions of a model as being critical to a real-time execution of the model, and  
other portions of the model as being non-critical to a real-time execution of the model; and  
generate code that is capable of real-time execution based on the critical portions of the  
model; and  
transmit the generated code for execution on a target.